Electrostatically defined nanoscale devices on two-dimensional semiconductor heterostructures are the building blocks of various quantum electrical circuits. Owing to its atomically flat interfaces and the inherent two-dimensional nature, van der Waals heterostructures hold the advantage of large-scale uniformity, flexibility and portability over the conventional bulk semiconductor heterostructures. In this letter we show the operation of a split-gate defined point contact device on a MoS 2 /h-BN heterostructure, the first step towards realizing electrostatically gated quantum circuits on van der Waals semiconductors. By controlling the voltage on the split-gate we are able to control and confine the electron flow in the device leading to the formation of the point contact. The formation of the point contact in our device is elucidated by the three characteristic regimes observed in the pinch-off curve; transport similar to the conventional FET, electrostatically confined transport and the tunneling dominated transport. We explore the role of the carrier concentration and the drain-source voltages on the pinch-off characteristics. We are able to tune the pinch-off characteristics by varying the back-gate voltage at temperatures ranging from 4 K to 300 K.
Electrostatic gating is a versatile technique to engineer the electron flow in 2D systems. Gate defined quantum point contacts (QPC) 1, 2 and quantum dots 3 are the basic building blocks of potential devices for quantum information 4 , quantum metrology 5 and charge sensing applications [6] [7] [8] . Spatial variation in the dopant density, interface roughness and the well width can greatly modify the operating conditions of devices realized on bulk semiconductor heterostructures. As a result, large-scale uniformity in the operating conditions and device performance could be technically challenging. Heterostructures combining van der Waals (vW) semiconductors and insulators [9] [10] [11] [12] [13] , with its atomically flat interfaces and the two-dimensional nature across the entire device area, could provide the required large-scale uniformity. In addition, the substrate independence of vW systems could pave way for flexible and transferable quantum circuits.
Electrostatically defined quantum dots on bilayer graphene-hexagonal boron nitride (h-BN) devices 14 and split-gate defined QPCs on Graphene-Al 2 O 3 structures have been demonstrated 15 . In contrast to graphene, molybdenum disulfide (MoS 2 ) 16 offers superior electrostatically tunable devices owing to the presence of a sizable band gap. Dielectric encapsulation have improved the electron mobility and the on-off ratio in MoS 2 transistors [17] [18] [19] [20] [21] [22] . Compared to conventional oxide interfaces MoS 2 /h-BN devices offer better electrical properties and stability owing to cleaner and flatter interfeces 22, 23 . Quantum transport phenomena such as quantum Hall effect and Shubnikov-de Haas oscillations are observed in MoS 2 /h-BN devices 24 . In addition, recently, single electron transport has been reported on MoS 2 25 making it a potential candidate for hosting future quantum circuits. Dual gating on h-BN/MoS 2 has offered better and controllable devices 9, 22 . A natural continuation in this regard would be the electrostatic shaping and control of transport on MoS 2 based vW heterostructure for nano-electronic applications.
In this report we demonstrate the electrostatic shaping and confinement of electron transport on a MoS 2 /h-BN heterostructure using a split-gate defined point-contact. The MoS 2 /h-BN heterostructure is formed by aligned transfer of layers of MoS 2 and h-BN on a SiO 2 /Si wafer using a home-built micro-positioning system. Standard electron-beam lithography is used to define the drain and the source contacts and, the split-gate defining the point-contact. The electron flow in the device is controlled and confined by varying the voltage on the split-gate in a temperature regime between 4 K and 300 K. In contrast to the conventional top-gated FETs the conductance of our devices as a function of split-gate voltage exhibit transport regimes (i) that of a conventional FET, (ii) formation of the point contact and (iii) the tunneling dominated transport. By reducing the split-gate voltage one can sequentially access these regimes and eventually shutdown the transport by pinching-off the constriction. The heavily doped silicon back-gate is used for tuning the carrier concentration in the MoS 2 layer. We also study the dependence of the point-contact formation on the drain-source voltage and back-gate voltage.
Results and Discussions
MoS 2 flakes, mechanically exfoliated from bulk crystals are transferred onto a clean 300 nm SiO 2 /Si substrate using PDMS dry transfer technique 26 . The drain and the source contacts are defined by electron-beam lithography followed by Cr/Au metallization. Thin flakes of h-BN were carefully placed on top of the MoS 2 flake using the PDMS dry transfer technique using a micro-positioning setup 26 . The PDMS dry transfer technique is known to leave fewer residues compared to direct exfoliation using scotch tape or wet transfer techniques 27 . Wet transfer techniques may also cause wrinkles on the flakes affecting the flatness and device performances. The Raman spectra to inspect the structural quality of the samples was taken using Horiba Xplora Plus spectrometer with 532 nm excitation. The split-gate defining the point-contact is fabricated on top of the h-BN using electron-beam lithography and Cr/Au metallization. The heavily doped underlying Si substrate is used as the global back-gate for controlling the carrier concentration in the MoS 2 layer. All electrical measurements are performed in a 4 K-300 K variable temperature cryostat in high vacuum (<10 −6 mbar) unlit environment. Figure 1 (a) shows a sketch of the device drawn to scale. The top inset shows the optical image of the five-layer MoS 2 flake (thickness 3.5 nm) on which the device is made. The optical and SEM image of the complete device and a diagram showing the stacking scheme of the heterostructure is given in Supplementary Information S1. From the optical and SEM images, we infer that sample is flat and free of any wrinkles. The Raman spectra shown in the bottom inset exhibit the characteristic E 1 2g and A 1g peaks of MoS 2 verifying the structural quality of the sample. Figure 1 Figure 1(d) shows the conductance of the MoS 2 flake versus back-gate voltage (V BG ) for various temperatures, from 300 K to 4 K with the split-gate grounded. The inset shows I-V characteristics of the device at 300 K for various V BG values. The I-V characteristics and the conductance versus V BG traces show that the sample is n-type. The threshold voltage estimated from the linear extrapolation of the conductance traces for all the temperatures are around V BG ≈ 0 V and, we do not find any significant shift in the threshold voltage as the temperature is lowered, suggesting a lower trap density in our sample 19 . This also suggests that the dry transfer process employed here has maintained the sample and interface qualities and, the fabrication processes did not noticeably degrade the device performance.
Point-contacts in our devices are realized by electrostatically modulating the conduction band in the material under the split-gate by the application of voltages, akin to the formation of those in bulk semiconductor heterostructures 28, 29 . The back-gate is used to tune the global carrier concentration in the MoS 2 layer. For all the measurements discussed in this manuscript we maintain both the electrodes defining the split-gate at the same potential. Figure 2 (a) shows the pinch-off characteristics: the current through the device as a function of the voltage on the split-gate (V SG ), at 4 K (blue), 77 K (green) and 300 K (red). We keep an on-state current (the current through the device while the voltage on the split-gate, V SG = 0 V) of 50 nA through the device and a V BG of 10 V.
In contrast to the transconductance of top-gated MoS 2 FET devices 21, 22 the pinch-off characteristics of our split-gated devices show different regimes of transport, as shown in Fig. 2(a) . In regime-I (0 V > V SG > −3.6 V) the entire sample takes part in the transport (illustration-i). As V SG is decreased electrons under the gate-electrodes get depleted resulting in a reduction in the current and the formation of a narrow constriction, the point contact. In this regime the transport is similar to that of a top-gated FET 21, 22 except for the formation of the constriction. The resulting electrostatic confinement of electrons in the point contact is parabolic in nature as shown in Fig. 2(a) illustration-ii 28, 30 . In regime-II (−3.6 V > V SG > −5.5 V), represented by a shoulder like feature in the pinch-off characteristics, the transport is confined through the point contact. In this regime a reduction in the V SG lifts the available states in the constriction through the Fermi level causing a gradual reduction in the current and an eventual closing of the constriction. The lateral depletion of electrons in the constriction is slower compared to the depletion of electrons directly under the gate making regime-II exhibit a lower slope compared to regime-I. Once the constriction is closed the transport enters into the tunneling regime, the regime-III (illustration-iii), marked by a sharp change in the slope. A further reduction in the V SG increases the barrier height and width resulting in a sharp decrease in the current and an eventual shutdown of the transport. The V SG value beyond which the current measurement is limited by the noise level of the current preamplifier (~300 fA) is defined as the pinch-off voltage. The pinch-off characteristics taken at 77 K and 300 K also show all these features. The inset to Fig. 2(a) shows the pinch-off characteristics taken by sweeping V SG in the forward (blue) and reverse (red) directions with an on-state current of 20 nA for V BG = 10 V at 4 K. We do not observe any hysteresis effects in our device suggesting that the charge traps do not play much role in the transport behavior. Figure 2(b) shows the two-probe I-V characteristics of the point contact device, corresponding to different transport regimes shown in Fig. 2(a) , taken at 4 K, with V BG = 10 V. The span of the flatter off-state region in V DS in the I-V characteristics is a measure of the potential barriers involved in the transport. Here we note that the drain and source contacts turn Schottky as we lower the temperature down to 4 K, which is evident from the non-linear I-V characteristics at V SG = 0 V. As V SG is reduced the transport behavior smoothly changes from that of a conventional FET (regime-I) through the confined transport (regime-II) to the tunneling regime (regime-III). Both in regime-I and regime-II the only barriers involved in the transport are the drain and source contact barriers. Until the device enters the tunneling regime though the resistance of the device increases as a result of reduction in V SG , the turn-on voltage representing the barrier strength remains unaltered. As we move to region-III by decreasing the V SG the off-state region extends further signaling the introduction of additional tunnel barrier, the point contact barrier, in the system supporting the inferences made in Fig. 2(a) . Figure 2(c) shows the pinch-off characteristics of the point-contact at 4 K with an on-state current of 1.7 μA and V BG = 10 V showing an on-off ratio in excess of 10 6 . The on-off ratio is estimated by taking the off-state current as the noise level of the current preamplifier. We note that by optimizing the V BG and the drain-source voltage V DS (not explored in this work) one can achieve much higher on-off ratios.
To get further insights into the pinch-off characteristics we extract the dependence of the pinch-off voltage on V DS and V BG . Figure 3(a) shows a plot of the pinch-off voltage as a function of V DS at 4 K for V BG of 10 V (green) and 2 V (blue). We find that the pinch-off voltage depends linearly on V DS which is a characteristic behavior of the transport across a barrier; the current through the barrier is proportional to the voltage across the barrier and the transmission coefficient of the barrier 30 . As V DS is increased one need to decrease V SG to shutdown the transmission by escalating the barrier. The pinch-off characteristics and an enlarged view of the pinch-off region for V DS = 0.61 V (red), 0.72 V (green) and 0.89 V (blue) with V BG = 10 V is shown in the top and the bottom insets respectively. The pinch-off voltage reduces as the V DS is increased while the formation and closing of the point contact, represented by the shoulder region, do not strongly depend on the V DS and remains unaffected. Figure 3 (b) shows a surface-plot of the pinch-off characteristics as V BG is varied from 0 V through 10 V in steps of 1 V at 4 K. For all the traces, we have kept an on-state current of 50 nA by varying V DS. The V DS values applied to maintain an on-state current of 50 nA for different back gate voltages is shown in Supplementary Information S3. All the traces exhibit structures representing the formation of the point contact and we are able to pinch-off the constriction and shutdown the transport for all V BG values. The span of the shoulder region (regime-II) in V SG , enclosed between the two dashed lines in Fig. 3(b) , decreases as V BG is reduced. For a field effect device, the carrier concentration is proportional to the back-gate voltage. At lower V BG the constriction has less number of states available for transport compared to higher V BG , as shown in the associated illustrations in Fig. 3(b) . Consequently the span of V SG (region-II) required to empty the states will be smaller and the depletion of electrons in the constriction and the onset of the tunneling regime will happen at a higher V SG values. The complete depletion of electrons directly under the gates and the onset of formation of the point contacts also happen at higher V SG values as V BG is lowered. The later effect is less pronounced compared to the lateral depletion of the constriction and, as a result the span of the shoulder region in V SG decreases with V BG . For point-contacts, the pinch-off voltage varies linearly with the carrier concentration and consequently with the back-gate voltage. An increase in the V BG results in a reduction in the pinch-off voltage as observed in Fig. 3(b) . An increase in the pinch-off voltage and a shrinkage of the region-II makes the pinch-off characteristics steeper at lower V BG values. Figure 3(c) shows the dependence of pinch-off voltage on V BG . The pinch-off voltage vs V BG for a constant V DS of 1 V is shown in the black trace. The red trace represents the pinch-off voltages extracted from the traces in Fig. 3(b) . In this case, we have increased V DS as V BG is reduced to keep the on-state current 50 nA for all the pinch-off curves as shown in the Supplementary Information S3. We observe that, for the same range of V BG the black trace is steeper than the red trace and the red trace flattens at lower V BG values. Though the reduction in the V BG results in an increase in the pinch-off voltage, the corresponding increment in V DS opposes it, resulting in a reduced slope compared to the black trace and an eventual flattening of the trace. Figure 3(d) shows the room temperature pinch-off curves as a function of V BG for another point-contact device made on a 20 nm thick MoS 2 flake. An optical image of the device is shown in the inset. All pinch-off curves exhibit the shoulder-like structure and other features implying formation of point contact similar to the previous device.
Conclusions
In this report we have demonstrated electrostatic confinement and the formation of split-gated point-contacts in a MoS 2 /h-BN heterostructures, the first step towards the realization of substrate independent quantum circuits to drive the future technology. By controlling the voltage on the split-gate we are able to control and confine the electron flow in the device leading to the formation of the point contact. The pinch-off behavior of our point contacts are similar to those realized on bulk semiconductor heterostructures. The transport in our device is differentiated from that of a through top-gated FET by the observation of different regimes in the pinch-off chaacteristics. We are able to seamlessly tune the transport across these regimes by tuning the split-gate voltage. These features are present at all temperatures ranging from 4 K to 300 K, making them potential candidates for the implementation of quantum electrical metrology and other charge detection applications at higher temperatures. We have studied the effect of carrier concentration and drain-source voltage on the pinch-off characteristics. The pinch-off voltage in our devices can be continuously tuned by varying the back-gate voltage. The devices exhibit transistor action with an on-off ratio in excess of 10 6 . The devices show nearly Ohmic behavior at room temperature, the drain and the source contacts turned non-linear at lower temperature ranges. Engineering the contacts and the dielectric interfaces would result in better devices exhibiting quantized transport.
